ScaleFlux

ScaleFlux

Staff ASIC Verification Engineer

Milpitas, California, USFull-time5 days agovia LinkedIn

Salary

-

Job type

Full-time

Location

Milpitas, California, US

Remote

No

Posted

5 days ago

Computer Hardware Engineer Resume Example

See a professional resume example for this role with key skills, action verbs, and ATS-friendly formatting.

View resume example

Job description

We are looking for ASIC verification engineers to join our rapidly growing engineering team focused on breakthrough cloud and data center infrastructure solutions involving both storage and computing.

The ideal candidate for this role shares our passion for creating innovative technologies, and thrives in a highly dynamic, fast-paced, results-driven environment. We are looking for highly talented, passionate, and versatile engineers that can create next generation enterprise data center solutions.

Location: Milpitas, California

Responsibilities

  • Work closely with the design team to review and understand specifications / architectures / micro-architectures
  • Define test plans
  • Develop block level and chip level verification environments
  • Produce functional / code coverage metrics
  • Run regression and debug / triage failures in simulation environment
  • Validate features and work with software teams to debug issues in the lab

Qualifications

  • BSEE, MSEE or above
  • Proficiency in UVM methodology, Constrained Random, Coverage Driven Methodology, Verilog, System Verilog and test development for verification
  • Good knowledges of Verilog simulator and waveform viewer
  • Strong debug skills and experience with debug tools, such as Verdi
  • Scripting languages Perl, Python
  • Knowledge of C/C++ is a plus

Responsibilities

  • Work closely with the design team to review and understand specifications / architectures / micro-architectures
  • Define test plans
  • Develop block level and chip level verification environments
  • Produce functional / code coverage metrics
  • Run regression and debug / triage failures in simulation environment
  • Validate features and work with software teams to debug issues in the lab

Qualifications

  • BSEE, MSEE or above
  • Proficiency in UVM methodology, Constrained Random, Coverage Driven Methodology, Verilog, System Verilog and test development for verification
  • Good knowledges of Verilog simulator and waveform viewer
  • Strong debug skills and experience with debug tools, such as Verdi
  • Scripting languages Perl, Python

Stand out from other applicants

AI reads this job description and tailors your resume to match, optimized for ATS filters.

Similar jobs

Ready to land your next role?

Join thousands of professionals who use Mokaru to manage their job search. AI-powered resume tailoring, application tracking, and more.

Create Free Resume